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The invention described herein was made in the per- 10 the end of each sampling period, the saturation state at 
formance of work under a NASA contract and is subject which the head is left is the same so that the need for 
to the provisions of Section 305 of the National Aero- a separate DC bias source is eliminated. It has been found 
nautics and Space Act of 1958, Public Law 85-568 (72 that by employing the teachings of the invention, here- 
Stat. 435; 42 USC 2457). after described in detail, the power 
The present invention relates to recording circuitry 15 reduced by a factor of at least fifty, 
and more particularly to circuitry for use with a flux crease in circuitry. The low power excitation and de- 
respnosive magnetic readout head. tection circuitry of the present invention is particularly 
The development of the flux responsive magnetic head useful in applications where its low power requirements 
has opened up a new approach to utilizing magnetic are most advantageous such as in spacecrafts or other 
data such as may be recorded on a magnetic tape. The 20 applications where the sources of power are quite limited. 
use of a FRMH (flux responsive magnetic head) allows In addition, the present invention features an improve- 
the recorded data or information to be read out at low ment in signal-to-noise ratio when compared with all 
speed and even at zero speed. Recorded data is more re- other known methods of operating flux responsive mag- 
liably read out at low speed since the FRMH has a larger netic heads. This feature is thereafter referred to as AC 
output voltage than ordinary d$/dt heads, at low tape 25 bias. 
speeds. Throughout the record and reproduce cycle, the The novel features that are considered characteristic 
flux responsive system preserves the phase relationship of this invention as set forth with particularity in the 
and the reproduced magnitude of the recorded flux, rather appended claims. The invention itself both as to its or- 
than the differentiated flux, as is the case in conventional ganization and method of operation, as well as additional 
reproducing magnetic heads. 30 objects and advantages thereof, will best be understood 
Basically, a FRMH is a corelike magnetic head with from the following description when read in connection 
a gap positioned near the moving tape on which the with the accompanying drawings, in which: 
information is recorded in the form of magnetic flux. FIGURE 1 is a diagram of a flux responsive magnetic 
A modulation or excitation winding for provding a rela- head; 
tively high frequency, such as 50 kc. current, is wound 35 FIGURE 2 is a block diagram of the circuitry of the 
about the core. The current is sufficiently large to saturate present invention; 
the core at least once per excitation cycle. Some source FIGURE 3 is a waveform diagram useful in explain- 
of DC bias current is used to produce a continuous DC ing the novel teachings of the invention; 
current in the excitation winding such that during one- FIGURES 4a and 4b are schematic diagrams of por- 
half of each modulation or excitation cycle, the core tions of the circuitry of the invention; and 
is saturated while during the other half the core is un- FIGURE 5 is a schematic diagram of another portion 
saturated. When the core is driven to saturation by the of the novel circuitry. 
excitation current, flux stored on the tape near the gap Attention is first directed to F'IGURE 1 which is a sim- 
cannot couple or affect a signal induced in the signal wind- 45 Rlified diagram of a flux responsive magnetic head 10 
ing wound about the core. However saturation will occur shown comprising a core 11 defining a gap 12. An excita- 
at slightly different times depending on whether the tape tion winding 14 is shown wound about the core adjacent to 
posing the effect of the current in the the gap while an output winding 16 is shown wound about 
in saturating the core. It is these the core 11. *n addition, in FIGURE 1, a magnetic mem- 
nces between the times that the core saturates ber such as magnetic tape 18 in which data or information 
that are detected to reconstruct the orginal information or is stored in the form of magnetic flux, is shown adjacent 
excitation circuit whereby a FRMR is excited vjtb an However, depending on the magnitude and polarity of the 
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magnetic flux in the tape, such magnetic flux will either plied to an output amplifier 38, the output of which com- 
aid or oppose the saturation of the core. Thus the point prises the output signal of the circuit which may be used 
during each excitation cycle when the core is saturated by a digital data reconstruct circuit to reconstruct the 
depends on the polarity and magnitude of the flux in digital data when such information is stored Qn the mag- 
the tape. These time differences at which the core is netic tape 18. 
saturated result in output signals which are detectable in As seen from FIGURE 2, flip-flop 23 is connected to 
the output winding 16. These signals are a function of the the deteclion circuit 36 so that at the end of each sam- 
magnitude and polarity of the magnetic flux stored in the pling period s, when flip-flop 23 is inhibited or deacti- 
tape rather than the rate of change of flux therein. vated by the sample width control circuit 28, flip-flop 23 
As previously indicated in prior art circuitry for excit- in turn deactivates the detection circuit 36 so that the sig- 
ing a flux responsive magnetic head, the excitation current nal sampled by the sample and hold circuit 35 remains 
was continuously supplied to the excitation winding there- unaltered until the succeeding sampling period during 
of and in addition a source of DC bias current was re- which the magnetic head 10 is again excited by the exci- 
quired to provide the necessary DC biasing for the mag- tation frequency f, to sense the polarity and magnitude 
netic head. Thus the power requirement of such circuits 15 of the magnetic flux in the tape 18 adjacent to gap 12 
are quite significant, often exceeding the power avail- thereof. 
ability in systems where low power requirements are a From the foregoing, it should thus be appreciated that 
major design criteria. In accordance with the teachings in accordance with the teachings of the present invention, 
of the present invention, however, the excitation current the flux responsive magnetic head 10 is excited only dnr- 
is supplied to the excitation winding 14 only during 20 ing the sampling periods s, produced at a rate controlled 
discrete sampling periods occurring at a preselected Sam- by the frequency f, of oscillator 26, with the duration or 
pling rate. For a better understanding of the novel teach- length of each sampling period being controlled by the 
ings of the invention, reference is made to FlIGURES 2 sample width control circuit 28. Frequency f, is controlled 
and 3. FIGURE 2 is a block diagram of the low power to be at least seven times greater than the highest fre- 
excitation and detection circuitry of the present invention, 25 quency data passing by the gap 12 of head 10, while the 
while FIGURE 3 is a waveform diagram useful in ex- length of each sampling period is controlled as a com- 
plaining the noncontinuous excitation technique em- promise between signal amplitude and power expended. 
ployed in the circuit of FIGURE 2. In one specific reduction to practice, the excitation fre- 
As seen from FIGURE 2, the circuit includes a sou~ce quency f, was 90 kc. while the sampling frequency f, and 
of excitation frequency 22 which provides an output sig- 30 the sampling period sp were 200 C.P.S. and 100 microsec- 
nal of a frequency fl. Frequency f l  is then supplied onds respectively. Since the magnetic head 10 is only ex- 
through serially connected flip-flops 23 and 24, with the cited during discrete sampling periods, the excitation 
output of flip-flop 24 being a square waveshaped signal power required is considerably reduced as compared with 
of a frequency f, where f, is equal to f1/4. The siw-al prior art arrangements. In addition, by controlling flip- 
of frequency f, is then supplied to the excitation winding 35 flop 24 to be in a particular one of its two stable states at 
14 of head 10 through an excitation driver 25. However, the end of each sampling period, the core 11 of magnetic 
whereas in the prior art arrangement, the excitation sig- head 10 is always driven to its saturation state so that 
nal if continuously supplied to the excitation winding, as during a subsequent sampling period the first excitation 
seen from FIGURE 3, in accordance with the teadings signal supplied thereto brings the core out of saturation 
of the present invention, the excitation signal of fre- 40 once per cycle of excitation frequency and thus the large 
quency f, hereafter also referred to as the excitation noise signals produced when the core is driven to satura- 
frequency f,, is only supplied during discrete sampling tion are eliminated, since the heavy saturation current 
periods designated as s,. To detine such sampling pe- flows during the hold period h, and therefore does not 
riods, the circuit includes a sample frequency oscillator affect the detection circuit 36 which is deactivated during 
26 which provides a signal of frequency f,, so that the 45 such hold period h,. 
period or duration of each cycle of the signal from oscil- In conventional excitation circuits with DC bias, there 
lator 26 is l/f,. are large peak saturation currents which flow during each 
The output of oscillator 26 is supplied to a sample cycle of the excitation frequency. These peak currents are 
width control cirouit 28 which in a sense divides the pe- difficult to control in conventional circuits, since slight 
riod of each cycle of the signal from oscillator 26 into 50 temperature changes will in general change the FRMH 
the sample period and a hold period whereby characteristics and the AC excitation voltage. By the use 
sp+h,=l/f,. At the end of each sampling period s, of AC bias (sampling) the above difficulties of DC bias 
a signal is provided by control circuit 28 inhibiting flip are avoided, thereby greatly improving signal-to-noise 
flop 23 from transmitting signals to flipflop 24, as well as ratio. To be specific, with AC bias, the saturation currents 
controlling flip-flop 24 to remain in a particular one of 55 which flow each cycle of excitation frequency are kept 
its two stable states. Thus, at the end of each sample to the minimum required to bring the core 11 into and 
period, the excitation winding 14 is provided with the out of saturation. By minimking the saturation currents, 
same signal so that at the end of the period, the core 11 the signal-to-noise ratio is thereby improved. There is a 
(FIGURE 1)  is maintained in the same state of magnetic heavy saturation current which flows at the end of each 
saturation. For example, in accordance with the teachings 60 sample period, but at this time it cannot interfere with 
of the invention, the flip-flop 24 is maintained in a flop the signal. 
state, driving the core 11 to be magnetically saturated so The excitation of the core with a square wave of fre- 
that during a succeeding sampling period, the excitation quency fe  (FIGURE 3 )  has been found to be advan- 
signal f, brings the core out of saturation once each cycle tageous in that the shape and amplitude of the excitation 
of the excitation frequency. Thus, the effect of a DC 65 waveform could be easily controlled and thereby mini- 
bias current is accomplished without the use of a separate mize undesired effects on the flux responsive magnetic 
DC bias source. head which, as is appreciated by those familiar with the 
As seen from FIGURE 2, the novel circuitry of the art, is particularly sensitive to small changes in shape and 
present invention also includes a detection circuit which amplitude of excitation waveforms. 
comprises a high impedance amplifier 32 coupled to the 70 Prior art literature on DC bias discusses the need for 
output winding 16 of head 10. The output of amplifier sinusoidal excitation, which is more difficult to generate 
32 is supplied to a second harmonic phase detector 34 and requires more power. A flux head, because it is driven 
and a sample and hold circuit 35 which together may be to saturation, is a very nonlinear load for any excitation 
thought of as comprising an output detection circuit 36. generator, and hence sinusoidal excitation is difficult to 
The output of the sample and hold circuit 35 is sup- 75 achieve. 
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Attention is now directed to FIGURES 4(a) ,  ( b )  and the Output of the sample width control circuit 28 to be 
5 which are schematic diagrams of the circuitry shown described hereafter. 
in FIGURE 2 which has actually been reduced to prac- The control circuit 28 as seen in FIGURE 4 ( b )  in- 
URB 4(a) and 4 ( b )  are diagrammed the cludes a pair of transistors Q5 and Q6 operating in a bi- 
source of excitation frequency 22 and the two serially stable anangernent. The emitters of both transistor 
connected flip-flops 23 and 24, as well as the sample fre- connected to a source of -7 volts. The base of Q5 is 
quency oscillator 26 and the sample width control Circuit nected through two parallel ,arrangements, one of w 
28. FIGURE 5 is a schematic diagram of the excitation comprises of serially connected resistors Rll and R12 and 
drixer 25, flux responsive magnetic head 10, the out- the other arrangement includes a resistor RB connected 
put ,circuitry coupled to the output winding thereof. in series with a capacitor C5, with the junction therebe- 
The circuitry in FIG- 4(a), 4 ( b )  and 5 resented tween being connected to the collector of transistor Q6. 
as one example of a specific arrangement, it being aP- The collector of Q5 is in turn connected to the source of 
preciated that other circuit arrangements may be em- -1-14 volts through a resistor R14, and to the base of tran- 
played in practicing the teachings of the invention, and sistor Q6 through a resistar RI5. The collector of Qs is 
therefore the following is presented as an example of 15 also directly connected to the base of a transistor Q7, 
one practical embodiment, rather than as a limitation on having its collector connected through a resistor Rle, to 
the teachings disclosed herein. the source of +14 volts and its emitter connected to its 
Seen from FIGURE 4(a), the source of excitation base through a diode D3. The base of transistor Q7 is 
frequency 22 comprises an oscillator which irdUdes a Connected through serially connected resistors RI5 and R17 
transistor Q1 having its collector connected through set- 20 to the source of -14 volts. The output point of control 
ondary winding 42 of a transformer T1 and a resistor RI Circuit 28 may be thought of as the emitter of Q7 while 
to a Source of positive potential such as $.I4 Volts- A the input Point thereof may be thought of as the junction 
,&ode D1 is cmnected in parallel across winding 42- ,%mi- Point between the resistors Rll and Rla which is cmected 
larly, serially connected resistor R2, primary winding 44 to the output of the sample frequency oscillator 26. 
of transformer T1, and a capacitor c1 are cmm&d be- 25 The schematic of sample frequency oscillator 26 is 
tween the base of transistor Q1 and the junction Point of similar to that of the source of excitation frequency 22 in 
resistor R1 and winding 42. A capacitor cz is connected that it includes a transistor Q8 and a transformer T ~ ,  
across resistor R2, with the junctim point therebetween which are analogous to the transistor Q1 and transformer 
being connected to the emitter of Qr. Th.e base of @an- Ti of source 22. Winding 52 of transmormer Tz is con- 
sister Q~ is connected through a resistor R3 to a Sour? of 30 nected in series with a resistor R18 between the collector 
negative potential such as -14 volts, while the emitter of Qs and the source of positive potential of f14 volts, 
of Q~ is connected to a source of negative Potential Such with the junction thereof being connected to the base of 
as -7 volts. The base of transistor QI is connected Qs through serially connected resistor R19 and variable 
through serially connected resistor R4 and variable re- resistor RZO. Resistor Rzo is used to adjust the frequency 
R5 by means of line 46 to flip-flop 24, t o  be con- 35 output of oscillator 26. Winding 54 of transformer T2 
trolled thereby in a manner to be described hereafter ill is connected in series with a capacitor c6 between the 
detail. base of Qs and the source of -7 volts, the latter source 
Line 46 is also used to connect flip-flop 24 to flip-flop being also connected to the junction of winding 52 and 
23 which, as shown in FIGURE 4(a) ,  receives the Out- resistor Ris through a Capacitor C7. A diode D4 analogous 
put of source 22 from the collector of transistor QI. Flip 40 to diode DI in source 22 is connected in parallel across 
flop 23 is shown comprising a pair of transistors Qz and winding 52, while a decoupling capacitor C6 is used to 
Q3 connected in a conventional flip-flop arrangement and couP1e the OScillatOr 26 to the sample width control cir- 
a transistor Q4 which is used to enable the flip-flop 23 at cuit 28. 
the beginning of each sampling period sP and disable the The schematic of flip-flop 24 is similar to that of flip 
flipflop at the beginning of each hold period hp The COl- 45 flop 23 hereinbefore described and shown in f l G U m  
lectw of each of transistors QZ and Q3 is connected to the 4(a), with transistors Qg and Qlo performing andogous 
p~&ive potential of 14 volts through a resistor Rs and operation of transistors Qz and Q3 in flipflop 23. Simi- 
to the base of the opposite transistor through a resistor larly, resistors Rzl, Rz2, R23, and RZ4 are analogous to re- 
& r;hunted by the serially cmnected rSiSt0r R8 and ea- sistors %, RT, &, and R9 in flip-flop 23. Also, capacitors 
pacitor Cs. The base of each of transistors Qa and 4 3  is 50 c g  are m3k3gous to capacitors C3 in flip-flop 23 and di- 
'also connected to the source of -14 Volts through a re- odes D5 are analogous to diodes Dz. However, whereas 
@stor Rg, while the output of osciflator 22 is confiected the emitters of transistor8 Qz and Q3 of flipflop 23 are 
to $he junclion of resistors R8 and CXPaCitW c 3  through connected to the -7 volts through the collector-emitter 
diodes Dz. junction of control transistor Q4, the emitters of Qg and 
The operationi of Ylip-flop 23 is controlled by transistor QIO of flip-flop 24 are directly connected to snob poten- 
Q4, having its collector connected $0 the emitters of both tial source. Diodes D5 of flip-flop 24, the mathodes of 
=msistors Q2 and Q3, with the emitter d Q4 being con- which seme as the input terminal of flip-flop 24, are con- 
aected directly ta the source of -7 volts. The base of nected by means of a line 56 to the collector of one of 
the transistors such as Qz of flip-flop 23 which may be 
60 thought of as onesf the outputs of the flip-flop. In addi- 
tion, the colleotor of Qlo in flipflop 24 is shown con- 
nected through a diode D6 to the emitter of transistor 
4 7 ,  while the collector of Qg is connected to a base of a 
transistor Q11 and the cathode of a diode D7 having its 
65 anode connected to the emitter of Qll. The collector of 
the latter-mentioned transistor is connected through a 




the frequency fl. However, sample freqnency oscillator 
26 provides signals at a rate or frequency f, to the sample 
base of control transistor Q4 is provided, via line $6, from 75 width control circuit 28. At the beginning of each cycle 
3,428,761 
7 8 
or sampling period, capacitor C5 is being charged up at a sampling rate is a function of the frequency Output of 
rate determined by &the resistive values of resistors Rlf the sample frequency oscillator 26. The length of the 
and Rla and the capacitance of C5, so that at some point sampling period sp is controlled by the sample width con- 
during the cycle of the signal from oscillator 26, the volt- trol circuit %? which at a selected point or time during 
age on the base of transistor Qa is sufficient to switch QS the period of each signal from the sample frequency 
on. When Q5 is switched on, the collector thereof is sub- oscillator causes a control transistor to inhibit source of 
stantially at -7 volts thereby disabling or switching off frequency fl and the first of the two flip-flops. Thus a 
transistor Q7. This in turn causes the potential at the substantial reduction in power requirement is realized. 
emitter thereof to be at substantially -7 volts. Since the In addition, the control circuit 28, at the end of each 
emitter of Q7 and the base of control transistor Q4 are sample period, causes the second flipflop 24 to be driven 
conneated through resistor RIO via line 46, when the emit- lo to a selected one of its two stable states so that the core 
ter of 4 7  is pulled to -7 volts, the h e  of 4 4  is similarly is driven to magnetic saturation at the end of the sample 
at -7 volts, thereby disabling transistor 44. AS a result, period and remains saturated until the beginning of the 
the collector of Q4 and the emitters of Qz and 4 3  are no next sample period. It may be noted from schematic on 
longer at substantially -7 volts, resulting in the disabling 15 FIGURE 5 that the saturation current ceases to flow 
Of flip-flop 23. A similar dFect Occurs in transistor Qi of when capacitor Cl0 has been discharged, thus conserving 
the source Of  excitation frequency 22 since the base Of power. Such an arrangement provides the effect of the 
Q1 is connected through resistors R4 and R5 to the emitter DC bias Source used in prior art FRMH arrangements 
of Ql. Thus, the portion during each cycle of the signal without the need for an actual separate bias source. 
from the sample frequency oscihtor 26 during which 20 Such arrangement further provides for a considerable 
flip-flop 23 is enabled, i.e. the length of the sampling improvement in signal-to-noise ratio. 
period, is controlled by the RC constant of resistors R1l Attention is again directed to FIGURE 5 wherein the 
and Rlz and C5, whereas the rate of the Sampling Periods output winding 16 of the FRMH 10. is shown connected 
is a function of the frequency f, of oscillator 26. to the detection au4d output circuitry, represented in FIG- 
It should be noted that the collector Of transistor Qio, 25 URE 2 by amplifier 32, the detection and hold circuit 36, 
being one of the two transistors Of flip-flop 24 is con- and output amplifier 38. The winding 16 is shown con- 
nected through diode DB to the emitter Of Q7, So 'that at nected to a base of an amplifying transistor Qls having 
the end of each sampling period, when emitter of Q7 is its collector connected to the +14 volts source while its 
at substantially -7 volts potential, the collector of Qlo emitter is connected to -14 volts through a resistor 
is similarly at about the Same potential, thereby causing 3o R30a and to the base of a transistor Q~.,. The latter tran- 
QII on, so that the output of the emitter thereof, repre- and through resistor R~~ to -14 volts. ne collector of 
35 the +14 volts and to the base of Qls, which has its emit- each sampling period. 
Ql1. is connected to the excitation driver 29 (FIGURE 5) source. 
The emitters of the phase splitting transistors Ql, and which is in turn connected through a capacitor Clo and a 
resistor R26 to the excitation winding 14 of flux responsive Qls are connected through respective capacitors c12 and 
head The excitation winding l4 is shown shunted by a 40 CI3 to the emitters of transistors Qlg and Qao respectively. 
of each sampling period is of the same polarity, the mag- 
driven at the end of the sampling period by the exdtation 
Q l O  to be off Or in a nonconducting state. This in turn 
causes Q9 to be in a conducting Or on state which switches 
senting the Output Of flip-flop 24 is the Same at the end Of 
Of 
sistor which together with transistor Q18 acts as a phase 
splitter has its emitter connected to the co~lector of Qls 
the same transistor is connected through a resistor to 
ter connected through a resistor R33 to the $14 volts The Output Of flipflop 24, i.e* the ht'er 
capacitor C1l*'Since the Output Of flip-flop 24 at the end ne latter transistors are interconnected so that they per- 
netization state of the core 11 (FIGURE 1) to which it is form the Of the second harmonic phase de- 
driver 25 is the same. The output polarity of flip-flop 24 connected through resistors R34 and R35 to the collectors 
at the end of each sampling period is chosen so that at 45 Of QZ and 4 3  of flipflop 23 [see FIGURE w I 9  while 
tector 36 (FIGURE 2). As seen, bases of Qlg and Qm are 
the end of the period the their collectors are tied together as well as to ground, and 
state. Consequently, during a succeeding sampling pe- one ~ ~ r m i n a l  of a holding caWCitor c14. The other Side of 
r i d ,  the first excitation currents supplied thereto cause capacitor c14 is cmnected through equal resistors R36 and 
R37 to the emitters of the transistors Qlg and Qm. Diodes the core to be switched to its unsaturated state. 
In  FIG^ 5, excitation driver 25 is shorn compris- 50 DIO and DII are shunted across resistors R34 and R35 re- 
ing four transistors Q12 through Q15. The emitter of Qll spectively. Recalling that the excitation frequency fs sup- 
forming a part of flip-flop 24 is directly connect& to the plied to excitation winding 14 is only one-half the freq- 
base of Q13 and to the base of Qlz through a resistor RZ7. uency Of operation transistors Q2 and 43- Thus each of 
The collector of Qlz is connected through series resistors transistors Qis and QZO is switched on and off twice for 
R~~ and R~~ to the Source of -14 voles, with the junction 55 each eXCitatiOn Cycle. AS a result, the fundamental fre- 
thereof being directly connected to the base of QI5 and quency or harmonic, i.e. the excitation frequency f, is 
,through a &ode D~ to the emitter of Q~~ which is in turn inhibited. However, second and higher harmonics are de- 
also connected to the source of -7 volts. The collector tected charging the capacitor e l 4  to a voltage which is 
of Q13 is connected to the base of 4 1 4  and through a re- Proportional to the signal from magnetic head 10 which 
sistor R30 to the source of +14 volts, with the emitter of 60 is in turn a function of the flux in the tape 18 (HGUm 
4 1 4  being connected through a reference voltage diode, 1) near gap 12 of the head. 
such as a Zener diode Z1, to the same positive potential The charging is accomplished through either of resistors 
source. The emitter of Qla is connected to a reference R36 or R37. Then, at the end of each sampling perid s, 
potential such as ground, while the emitter af Q13 ?nd gp-flop 23 is disabled by the control transistor Q4, FIG- 
the collector of QI4 are connected to an anode ternma1 65 URE 4). As a result, the collectors of Q2 and Q3 of 
of a diode Dg, having its cathode connected to the collec- a'pflop 23 approach +14 volts which in turn switches off 
tor of Q15 and to one tefiminal of capacitor Clo. The oper- transistors Qls and Q20. Capacitor C14 which may be 
ation of the circuitry herebefore described may be sum- thought of as the hold capacitor, is prevented from dis- 
marized as providing a signal frequency of a frequency charging through resistors R36 and R3, since transistors 
fl which, after being divided by two flip-flops, is supplied 70 Qlg and QZo in their off state present a high impedance 
through an excitation driver to the excitation winding as thereto so fiat any discharge is of very small magnitude. 
a square wave of frequency f, where f,=fl/4. As a result, the charge on C14 remains nearly constant 
The excitation frequency instead of being continuously during the hold periods &, it being affected only during 
supplied to the excitation winding, is only limited to samp- the sampling periods s,. 
ling periods sp at a preselected sampling rate fs. The 75 Capacitor C14 is connected through a resistor R3* and a 
is driven to its 
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What is claimed is: 
Q8 ------------ 2N708 R1T __________---- 820K 1. A circuit for use with a flux responsive magnetic 
Qg ------------ 2N708 R18 -------------- 2 . X  reproduction head having an excitation winding and a 
Qio ------------ 2N708 Rig -------------- 33CK signal winding wound thereabout and defining a gap for 
Q11____________ 2N708 Rm ______-------  18oK 25 providing an output signal in response to an excitation 
QIZ ------------ 2N1131 Rai -------------- 22K signal in said excitation winding as a function of mag- 
4 1 3  ------------ 2N708 Rzz -------------- 82K netic flux in a magnetic member adjacent said gap, said 
Q15------------ 2N2195 RX-------------- 820K a source of excitation signals of a preselected excita- 
Q17 ------------ 2N708 Rz6 ____---------  l5OQ first means for supplying said excitation signals to the 
4 1 8  -----------A 2N8603 R27 ______-______- 3.9K excitation winding of said head; 
Qlg -_--------_- 2N971 R28 _ _ _ _ _ _ _ _ _ _ _ _ _ _  33QK second means for defining successive sampling periods 
Q m  _ _ _ _ _ _ _ _ _ _ _ _  2N941 R2g _ _ _ _ _ _ _ _ _ _ _ _ _ _  33K at a predetermined sampling frequency; 
R1 -_-_--_____- 6.8K R30 --_-------- -- 33K 35 third means for limiting the supply of said excitation 
RZ _ _ _ _ _ _ _ _ _ _ _ _  6.8K R308 __I_-_----- 150K signals to said excitation winding to said sampling 
& ----------- - 1M R31____-------- -- 4.7K periods; and 
& _ _ _ _ _ _ _ _ _ _ _ _  lOK R32 _ _ _ _ _ _ _ _ _ _ _ _ _ _  820K output means for detecting the output signals induced 
R5 _ _ _ _ _ _ _ _ _ _ _ _  50K R33 ______-------- 4.7K in said signal winding during said sampling periods. 
RT ------------ 22K R35 -------------- &2K means comprises an oscillator for providing excitation 
RE ------------ 22K R36 -------------- 10K signals at a first frequency greater than said excitation 
Rlo --------___- 820K R38 _________--__- 4.74K frequency dividing means for reducing the frequency 
45 of said excitation signals from said first frequency 
Component Tme to said excitation frequency; 
C1 - ___________________________________ pfd-- .OO 1 an excitation driver for driving said excitation winding 
C2 ------------------------------------~fd-- .1 with said excitation signals of said excitation fre- 
C3 -----------------_---------------_--pfd-- 15 quency; and 
c4 ____________________________________ pfd-- 22 50 means in said third means for inhibiting said frequency 
Ce ------------------------------------tcfd-- .05 dividing means at the end of each sampling period to 
C6 ------------------------------------~fd-- .1 limit the supply of said excitation signals to said 
C7 ____________________---------------- pfd - .1 excitation winding to the sampling periods. 
c 8  _ _ _ _ _ _ _  _ _ _ _ _ _ _ _  __________________--- pfd-- .002 3. The circuit defined in claim 2 wherein said third 
C, _ _ _ _ _ _ _ _  _ _ _ _ _ _  pfd-- 22 55 means includes an oscillator for providing signals at said 
cl0 ____________________________________ pfd-- 1 sampling frequency and sample width defining means 
cI1 ____________________________________ pfd-- .03 responsive to each of said signals for defining a sampling 
Q14 _ _ _ _ _ _ _ _ _ _ _ _  2N1131 RB __________-_-_ 82K circuit comprising: 
Q16 _______-____ 2N930 R25 __-________-_- 1.2K 30 tionfrequency; 
Re -___________ 4.7K R34 __--_-------- - 8.2K 40 2. The circuit defined in claim 1 wherein said first 
Rg _ _ _ _ _ _ _ _ _ _ _ _  22UK R37 _____-__---_-_ 1UK frequency: 
5. The circuit defined in claim 1 wherein said output 
0 kc. Thus f, was 1 
frequency of oscillator 26 was 200 C.P.S. and the sampling 
period sp was 100 microseconds. 
responsive to said frequency dividing means for d e  
75 coupling said charge holding circuit from said second 
3,428,461 
11 12 
harmonic phase detector between the end of one sampling 
period and the beginning of a succeeding sampling period. 
7. In an excitation circuit of a flux responsive mag- 
netic reproduction head having an excitation winding for 
receiving from a source of excitation signals of a first 
frequency and an output winding wherein a signal is 
induced in response to each excitation signal as a function 
of the magnetic flux in a magnetic tape adjacent a gap 
defined by said head, the improvement comprising: 
ducting os nonconducting state, said transistor being 
switched to its nonconducting state during each hold 
period to p-flop from responding to signals 
from said 
9. The in claim 8 wherein said first 
means inc scillator for generating a series 
of signals queucy fx, and sampling period 
defining means responsive to each signal of said second 
oscillator for dividing .the period thereof into a sampling 
a source of excitation signals including a first frequency 1o period and a hold period, said latter means including 
oscillator for generating signals at a second frequency a capacitor and a bistable circuit switchable to a selected 
greater than said first frequency; state at the end of eaah sampling period, said circuit 
frequency dividing means for reducing the frequency including means coupling said bistable circuit to said 
of the signals from said first frequency oscillator second flip-flop whereby said second flip-flop is driven to 
from said second frequency to said fist frequency; 15 a selected one of its two states at the end of each sampling 
an excitation driver for driving said excitation winding period to maintain said head in a magnetically saturated 
with the signals of said first frequency; state during each hold period. 
first means for defining a series of sampling periods IO. The circuit defined in claim 9 wherein said output 
adjacent sampling periods being separated by a hold means includes a capacitor coupled to the output of 
period; 20 said second harmonic phase detector and to said first 
second means for inhibiting said frequency dividing flip-flop of said frequency dividing means whereby said 
means during said hold periods whereby said excita- capacitor is charged during each sampling period as a 
tion driver drives said excitation winding with signals function of the flux at said head gap and is substantially 
of said first frequency only during each sampling decoupled from said phase detector during said hold 
period; and 25 period when said first flip-flop is inhibited from respond- 
an output circuit including a second harmonic phase ing to signals from said first oscillator. 
detector coupled to the output winding of said head 
and means energizable during each sampling period 
for providing an output as a function of the magnetic 
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EXCITATION AND DETECTION CIRCUITRY FOR A FLUX RESPONSIVE MAGNETIC HEAD 
This invention relates to a novel excitation and detection circuit for use with a flux responsive 
magnetic head (frmh). By employing the techniques of this invention, a magnetic head i s  excited during 
sampling periods occurring at a selected rate rather than continuously. This results i n  much lower power 
requirements. Also, the excitation during discrete sampling periods enables the use of circuitry such as 
the flip-flop 24 to be driven to a particular one of i t s  two bistable states.so that the core of the magnetic 
head i s  driven to saturation at the end of each sampling period, thereby eliminating the need for a 
separate dc bias source. 
Information i s  recorded in  the form of magnetic flux on tape 18. The tape i s  fed past gap 12 of 
head 10 and the flux responsive magnetic head 10 i s  excited only during the sampling periods sp produced 
at a rate controlled by the frequency fs of oscillator 26, with the duration or length of each sampling 
period being controlled by the sample width control circuit 28. Freguency fs i s  controlled to be at least 
seven times greater than the highest frequency data passing by the gap 12 of head 10, while the length 
of each sompling period is controlled as a compromise between signal amplitude and power expended. 
Since the magnetic head 10 i s  only excited during discrete sampling periods, the excitation power re- 
quired i s  considerably reduced as compared with prior art arrangements of dc biasing. In addition, by 
controlling flip-flop 24 to be i n  a particular one of its two stable states at the end of each sampling 
period, the core 11 of magnetic head 10 is always driven to i t s  saturation state so that during a subse- 
quent sampling period the first excitation signal supplied thereto brings the core out of saturation once 
per cycle of excitation frequency and thus the large noise signals produced when the core 11 i s  driven 
to saturation are eliminated, since the heavy saturation current flows during the hold period h and 
therefore does not affect the detection circuit 36 which is deactivated during such hold period hp, P 
The novelty of this circuit resides i n  the low power excitation and detection circuitry for a flux 
responsive magnetic head without the need for a separate source of dc bias current as needed in  the 
prior art arrangements and in  the circuitry which improves the signai-to-noise ratio of a flux responsive ' 
magnetic head, 
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